Abstract: The previous fast-locked all-digital phase-locked loop (ADPLL) usually suffers from large timing jitter due to the steep frequency transfer curve of its digitally controlled oscillator (DCO) ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results