Abstract: We present enhancement- and depletion-mode digital logic gates and circuits with back-gate biasing in a Four-pole high-electron-mobility transistor on Silicon technology. This work uses a 20 ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results