News
In this paper, design of 32-bit parallel multiplier is presented, by introducing Carry Save Adder (CSA) in partial product lines. The multiplier given in this paper is modeled using VHDL (Very High ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback